Computer architect (PhD, BSC–UPC) working on coherent accelerators and scalable RTL simulation
This is a page not in the menu. You can use markdown in this page.