Computer architect (PhD, BSC–UPC) working on coherent accelerators and scalable RTL simulation
Short description of portfolio item number 1
Short description of portfolio item number 2